

Question #1: First Question (10 marks): Fill-in the table with the correct answer:

Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10
C	A	B	B	B	B	C	C	C	D

- Address bus width of Intel 8086 microprocessor is:
A. 16 B. 24 C. 20 D. 32
- The physical address of the source operand in the instruction MOV AX, [BX]. Assuming DS register= 2000H, and BX register= 150H, is:
A. 20150H B. 2150 C. 20000 D. 200150
- The segment that contains the assembly language instructions to be executed by the microprocessor is
A. Data segment B. Code segment C. Stack segment D. Extra segment
- Instruction Pointer (IP) contains offset address of _____ segment.
A. Data segment B. Code segment C. Stack segment D. Extra segment
- If offset is a 13-bit number address, then the maximum possible locations are _____.
A. 4 KB B. 8 KB C. 64 KB D. 16KB
- The equivalent of instruction XOR BL, FFH is :
A. NEG BX B. NOT BL C. AND AL, 0 D. OR AL, FF
- The content of register BL after execution the instruction MOV BL, -25:
A. BL=E5H B. BL=F2H C. BL=E7H D. BL=F5H
- In the following instruction sequence, show the value of AL, in binary:
MOV AL, 5
NEG AL
XOR AL, FFH
A. AL= 11111011B B. AL= 11110101B C. AL= 00000100B D. AL= 01011111B
- Find the content of AL and zero flag (ZF) after execution of the following code:
MOV AL, 58H
TEST AL, 4
A. AL=0 ; ZF=1 B. AL=58H ; ZF=0 C. AL=58H ; ZF=1 D. AL=0 ; ZF=0
- If the SP register contains the hexadecimal value F200H, what will be its value after executing the following program segment?
PUSH AX
PUSH BX
XCHG AH, BH
POP AX
POP BX
A. F202H B. F208H C. F204H D. F200H

Question #2 (12 points)

A. ARR DW 3333H, 4444H, 1111H, 2222H, 0FFFH MOV BX, OFFSET ARR MOV SI, 6 MOV DI, 2 MOV DL, [BX][SI] MOV AL, [BX][DI] XCHG AL, DL AL = D4 44H ; DL = 44H	B. MOV AL, 22H AND AL, 03H JZ YES NOT AL JMP EE YES: NEG AL EE: HLT AL = FE FD
C. ARRAY DB 8, 3, 2, 4, 6, 8, 5, 7, 0 MOV AL, 0 MOV CX, 4 MOV BX, OFFSET ARRAY L: STC ADC AL, [BX] ADD BX, 2 LOOP L MOV AH, [BX] AL = 19H AH = 00H	D. X DW 104FH, 201AH, C030H MOV BX, OFFSET X MOV AX, [BX] INC BX MOV CX, [BX] PUSH AX PUSH CX POP AX POP CX AX = 1010H CX = 104FH
E. MOV BL, 37H MOV CX, 7 MOV AX, 0 MOV DL, 1 L: ADD AX, CX SHL DL, 1 TEST BL, DL LOOPNZ L CX = CX - 1 CX ≠ 0 2F = 0 AX = 00 20H ; CX = 7 00H DL = 00 20H	F. MOV AX, 0004H MOV CL, 4H XOR BH, BH STC RCL BH, CL MUL BH BH = 00 08H AX = 20 24H

Question #3 (8 points)

- a) Suppose we have a microprocessor with 32bits address bus; what is the maximum memory capacity will be?

$$\frac{2^{32}}{2} = \frac{2}{2} \times 2^{30} = 4GB$$

- b) For the following instruction `MOV [BX], 50H`; what is the addressing mode used?

Base relative addressing mode

- c) Write an assembler codes to clear 1KB of memory locations defined as byte.

`X DB 1024, 20, 40, ...` $\frac{2^{10}}{2} = 1024 \text{ Byte}$

`MOV CX, 1024`

`Q: MOV SI, offset X`

`MOV BL, [ESI]`

`AND BL, 00H`

`INC SI`

`CMP CX, 1024`

`JLQ`

`HIT: EXIT`

- d) Write the equivalent code of the following instructions

- `LOOP L`

`DEC CX`

`JNZ L`

- `SUB AL, BL`

`XOR AL, BL`

- `XOR AX, FFFFH`

`NOT AX`